


a)

PINSELO

$(PINSELO \;\&\; \sim(3 << (0*2))) \;|\; (FUNC << (0*2))$

b) $PINSEL1 = (PINSEL1 \;\&\; \sim(3 << (0*2))) \;|\; (FUNC << (0*2))$

$PINSEL0 = (PINSEL0 \;\&\; \sim((3 << (0*2)) | (3 << (7*2)))) \;|\; (2 << (0*2)) \;|$

$(2 << (7*2))$;


$PINSEL0 = (PINSEL0 \;\&\; \sim((3 << (0*2)) | (3 << (7*2)))) \;|$

$(2 << (0*2)) \;|\; (1 << (7*2))$;

$CFGPIN(PINSEL0, 15, 3)$

PIN_FUNC4

PINSEL1 = PINSEL2 ~(3<<((27-16)*2)) | 0<<2





GPIO Block/Peripheral

	0	1	
IODIR0	0	1	→ CFG GPIO PIN AS Output/Input
IOSET0	0	1	→ WR XCLUSIVELY '1' ONTO PIN
IOCLR0	0	1	→ " " '0' ONTO PIN
IOPIN0	0	1	→ WR '1'/'0' / READ PIN

32 bit

BY WRITING '1' into bit





To Cfg pin as GPIO Output pin 0 0

IOPIRx |= 1 << BITPOS ;

0 – 31

To reCfg pin as GPIO Input pin 0 1

IODIRx &= ~(1 << BITPOS)

0 – 31

IODIRx |= 15 << NIBBLESTARTBITPOS ;

0, 1, 2 . . . 7

IODIRx &= ~(15 <<) ;

IODIRx |= 0XFF/255 << BYTESTARTBITPOS

IODIRx &= ~(255 <<) ;

IODIRx |= (1<<BITPOS0 | 1<<BITPOS1 | ... 1<<BITPOSN)

IODIRx &= ~( )

IOSETx = 1<<BITPOS ;
(0-31)

IOCLRx = 1<<BITPOS ;
(0-31) ;

SET 0:

IOPINx |= 1<<BITPOS ;

CLR 1:

IOPINx &= ~(1<<BITPOS) ;

READ PIN 0:

((IOPINx >> BITPOS) & 1) ;